

# EiceDRIVER™ Compact

High voltage gate driver IC



## 6ED family - 2nd generation

### Chip product

3 phase 600 V gate drive IC

6ED003L06-C2

6EDL04I06PC

6EDL04I06NC

6EDL04N06PC

EiceDRIVER™ Compact

## datasheet

<Revision 2.5>, 20.04.2015

# Industrial Power Control

**Edition 20.04.2015**

**Published by  
Infineon Technologies AG  
81726 Munich, Germany**

**© 2015 Infineon Technologies AG  
All Rights Reserved.**

### **Legal Disclaimer**

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics. With respect to any examples or hints given herein, any typical values stated herein and/or any information regarding the application of the device, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation, warranties of non-infringement of intellectual property rights of any third party.

### **Information**

For further information on technology, delivery terms and conditions and prices, please contact the nearest Infineon Technologies Office ([www.infineon.com](http://www.infineon.com)).

### **Warnings**

Due to technical requirements, components may contain dangerous substances. For information on the types in question, please contact the nearest Infineon Technologies Office.

Infineon Technologies components may be used in life-support devices or systems only with the express written approval of Infineon Technologies, if a failure of such components can reasonably be expected to cause the failure of that life-support device or system or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.

**Revision History**

Page or Item	Subjects (major changes since previous revision)
<b>&lt;Revision 2.5&gt;, 20.04.2015</b>	
all	revised wording of test temperature

**Trademarks of Infineon Technologies AG**

AURIX™, BlueMoon™, C166™, CanPAK™, CIPOS™, CIPURSE™, COMNEON™, EconoPACK™, CoolMOS™, CoolSET™, CORECONTROL™, CROSSAVE™, DAVE™, EasyPIM™, EconoBRIDGE™, EconoDUAL™, EconoPIM™, EiceDRIVER™, eupec™, FCOS™, HITFET™, HybridPACK™, I<sup>2</sup>RF™, ISOFACE™, IsoPACK™, MIPAQ™, ModSTACK™, my-d™, NovalithIC™, OmniTune™, OptiMOS™, ORIGA™, PRIMARION™, PrimePACK™, PrimeSTACK™, PRO-SIL™, PROFET™, RASIC™, ReverSave™, SatRIC™, SIEGET™, SINDRION™, SIPMOS™, SMARTi™, SmartLEWIS™, SOLID FLASH™, TEMPFET™, thinQ!™, TRENCHSTOP™, TriCore™, X-GOLD™, X-PMU™, XMM™, XPOSYS™.

**Other Trademarks**

Advance Design System™ (ADS) of Agilent Technologies, AMBA™, ARM™, MULTI-ICE™, KEIL™, PRIMECELL™, REALVIEW™, THUMB™, μVision™ of ARM Limited, UK. AUTOSAR™ is licensed by AUTOSAR development partnership. Bluetooth™ of Bluetooth SIG Inc. CAT-iq™ of DECT Forum. COLOSSUS™, FirstGPS™ of Trimble Navigation Ltd. EMV™ of EMVCo, LLC (Visa Holdings Inc.). EPCOS™ of Epcos AG. FLEXGO™ of Microsoft Corporation. FlexRay™ is licensed by FlexRay Consortium. HYPERTERMINAL™ of Hilgraeve Incorporated. IEC™ of Commission Electrotechnique Internationale. IrDA™ of Infrared Data Association Corporation. ISO™ of INTERNATIONAL ORGANIZATION FOR STANDARDIZATION. MATLAB™ of MathWorks, Inc. MAXIM™ of Maxim Integrated Products, Inc. MICROTEC™, NUCLEUS™ of Mentor Graphics Corporation. Mifare™ of NXP. MIPI™ of MIPI Alliance, Inc. MIPS™ of MIPS Technologies, Inc., USA. muRata™ of MURATA MANUFACTURING CO., MICROWAVE OFFICE™ (MWO) of Applied Wave Research Inc., OmniVision™ of OmniVision Technologies, Inc. Openwave™ Openwave Systems Inc. RED HAT™ Red Hat, Inc. RFMD™ RF Micro Devices, Inc. SIRIUS™ of Sirius Satellite Radio Inc. SOLARIS™ of Sun Microsystems, Inc. SPANSION™ of Spansion LLC Ltd. Symbian™ of Symbian Software Limited. TAIYO YUDEN™ of Taiyo Yuden Co. TEAKLITE™ of CEVA, Inc. TEKTRONIX™ of Tektronix Inc. TOKO™ of TOKO KABUSHIKI KAISHA TA. UNIX™ of X/Open Company Limited. VERILOG™, PALLADIUM™ of Cadence Design Systems, Inc. VLYNQ™ of Texas Instruments Incorporated. VXWORKS™, WIND RIVER™ of WIND RIVER SYSTEMS, INC. ZETEX™ of Diodes Zetex Limited.

Last Trademarks Update 2010-10-26

## Table of Contents

<b>1</b>	<b>Overview .....</b>	<b>7</b>
<b>2</b>	<b>Blockdiagram.....</b>	<b>9</b>
<b>3</b>	<b>Chip size, bondpad configuration and description .....</b>	<b>11</b>
3.1	Mechanical data .....	11
3.2	Pad description.....	12
3.3	Low Side and High Side Control Pins (Pin 2, 3, 4, 5, 6, 7) .....	13
3.4	EN (Gate Driver Enable, Pin 10) .....	13
3.5	FAULT (Fault Feedback, Pin 8) .....	13
3.6	ITRIP and RCIN (Over-Current Detection Function, Pin 9, 11) .....	14
3.7	VCC, VSS and COM (Low Side Supply, Pin 1, 12,13) .....	14
3.8	VB1,2,3 and VS1,2,3 (High Side Supplies, Pin 18, 20, 22, 24, 26, 28) .....	14
3.9	LO1,2,3 and HO1,2,3 (Low and High Side Outputs, Pin 14, 15, 16, 19, 23, 27) .....	14
<b>4</b>	<b>Electrical Parameters.....</b>	<b>15</b>
4.1	Absolute Maximum Ratings .....	15
4.2	Required operation conditions .....	16
4.3	Operating Range .....	16
4.4	Static logic function table .....	17
4.5	Static parameters .....	17
4.6	Dynamic parameters .....	20
<b>5</b>	<b>Quality disclaimer .....</b>	<b>21</b>
<b>6</b>	<b>Timing diagrams.....</b>	<b>22</b>

## List of Figures

Figure 1	Typical Application .....	8
Figure 2	Block diagram for 6ED003L06-C2, and 6EDL04I06NC (with ultra fast BS diodes).....	9
Figure 3	Block Diagram for 6EDL04I06PC, and 6EDL04N06PC.....	10
Figure 4	Bond pad configuration of 6ED family (signals HIN1,2,3 and LIN1,2,3 according to Table 1) .....	11
Figure 5	Input pin structure for negative logic (left) and positive logic (right).....	13
Figure 6	Input filter timing diagram for negative logic (left) and positive logic (right) .....	13
Figure 7	EN pin structures.....	13
Figure 8	FAULT pin structures .....	14
Figure 9	Timing of short pulse suppression (6EDL04I06NC, 6ED003L06-C2).....	22
Figure 10	Timing of short pulse suppression (6EDL04I06PC, 6EDL04N06PC) .....	22
Figure 11	Timing of of internal deadtime (input logic according to Table 1) .....	22
Figure 12	Enable delay time definition .....	23
Figure 13	Input to output propagation delay times and switching times definition (6EDL04I06NC, 6ED003L06-C2).....	23
Figure 14	Input to output propagation delay times and switching times definition (6EDL04I06PC, 6EDL04N06PC).....	23
Figure 15	Operating areas (6EDL04I06NC, 6EDL04I06PC, 6ED003L06-C2).....	23
Figure 16	Operating Areas (6EDL04N06PC) .....	24
Figure 17	ITRIP-Timing .....	24

## List of Tables

Table 1	Members of 6ED family – 2 <sup>nd</sup> generation .....	7
Table 2	Mechanical parameters .....	11
Table 3	Pad position and dimension .....	11
Table 4	Pad Description .....	12
Table 5	Abs. maximum ratings .....	15
Table 6	Required Operation Conditions .....	16
Table 7	Operating range .....	16
Table 8	Static parameters .....	17
Table 9	Dynamic parameters .....	20


**EiceDRIVER™ Compact**  
**3 phase 600 V gate drive IC**



**1 Overview**

**Main features**

- Thin-film-SOI-technology
- Maximum blocking voltage +600V
- Separate control circuits for all six drivers
- CMOS and LSTTL compatible input (negative logic)
- Signal interlocking of every phase to prevent cross-conduction
- Detection of over current and under voltage supply
- externally programmable delay for fault clear after over current detection



**Product highlights**

- Insensitivity of the bridge output to negative transient voltages up to -50V given by SOI-technology
- Ultra fast bootstrap diodes (except 6ED003L06-C2)
- 'shut down' of all switches during error conditions

**Typical applications**

- Home appliances
- Fans, pumps
- General purpose drives

**Product family**

**Table 1 Members of 6ED family – 2<sup>nd</sup> generation**

Sales Name	high side control input HIN1,2,3 and LIN1,2,3	typ. UVLO-Thresholds	Bootstrap diode	Package	Replacement for 1 <sup>st</sup> generation
6EDL04I06NC	negative logic	11.7 V / 9.8 V	Yes	sawn on foil	No
6EDL04I06PC	positive logic	11.7 V / 9.8 V	Yes	sawn on foil	No
6EDL04N06PC	positive logic	9 V / 8.1 V	Yes	sawn on foil	No
6ED003L06-C2	negative logic	11.7 V / 9.8 V	No	sawn on foil	Yes

**Description**

The device 6ED family – 2<sup>nd</sup> generation is a full bridge driver to control power devices like MOS-transistors or IGBTs in 3-phase systems with a maximum blocking voltage of +600 V. Based on the used SOI-technology there is an excellent ruggedness on transient voltages. No parasitic thyristor structures are present in the device. Hence, no parasitic latch-up may occur at all temperatures and voltage conditions.

The six independent drivers are controlled at the low-side using CMOS resp. LSTTL compatible signals, down to 3.3 V logic. The device includes an under-voltage detection unit with hysteresis characteristic and an over-current detection. The over-current level is adjusted by choosing the resistor value and the threshold level at pin ITRIP. Both error conditions (under-voltage and over-current) lead to a definite shut down off all six switches. An error signal is provided at the FAULT open drain output pin. The blocking time after over-current can be adjusted with an RC-network at pin RCIN. The input RCIN owns an internal current source of 2.8 µA. Therefore, the resistor R<sub>RCIN</sub> is optional. The typical output current can be given with 165 mA for pull-up and 375 mA for pull down. Because of system safety reasons a 310 ns interlocking time has been realised. The function of input EN

can optionally be extended with an over-temperature detection, using an external NTC-resistor (see Fig.1). The monolithic integrated bootstrap diode structures between pins VCC and VBx can be used for power supply of the high side.




Figure 1 Typical Application



## 2 Blockdiagram




Figure 2 Block diagram for 6ED003L06-C2, and 6EDL04I06NC (with ultra fast BS diodes)




Figure 3 Block Diagram for 6EDL04I06PC, and 6EDL04N06PC

### 3 Chip size, bondpad configuration and description

#### 3.1 Mechanical data


**Table 2 Mechanical parameters**

Raster size of die	2544 x 1706	µm x µm
Area total / active	4.34 / 4.65	mm <sup>2</sup>
Thickness	280	µm
Wafer size	200	mm
Max. possible chips per wafer	5908	pcs
Passivation frontside	Polyimide	
Backside (Note 2)	Grinded silicon	
Reject ink dot diameter	Min. 0.6 max 1.2	mm

Note1: Filler material inside the mould compound with sharp edges may harm the passivation.

Note2: Chip must be bonded onto an electrically isolated area

All pad openings are designed for gold wire ball bonds and not for aluminum wedge bonds.



**Figure 4 Bond pad configuration of 6ED family (signals HIN1,2,3 and LIN1,2,3 according to Table 1)**

**Table 3 Pad position and dimension**

Pad Name	Pad Number	Voltage Domain	Pad Center Coordinates /µm		Active Pad Dimension /µm	
			X	Y	X	Y
VCC	1	1	271	565	80	145
HIN1	2	1	271	423	80	80
HIN2	3	1	271	313	80	80
HIN3	4	1	271	203	80	80
LIN1	5	1	390	185	80	80
LIN2	6	1	669	185	80	80

**Table 3 Pad position and dimension**

Pad Name	Pad Number	Voltage Domain	Pad Center Coordinates / $\mu\text{m}$		Active Pad Dimension / $\mu\text{m}$	
			X	Y	X	Y
LIN3	7	1	862	185	80	80
FAULT	8	1	1063	185	80	80
ITRIP	9	1	1210	185	80	80
EN	10	1	1488	185	80	80
RCIN	11	1	1637	185	80	80
VSS	12	1	2104	171	160	100
COM	13	1	2305	226	160	80
LO3	14	1	2350	349	80	80
LO2	15	1	2350	469	80	80
LO1	16	1	2350	619	80	140
VS3	18	2	2217	1325	140	80
HO3	19	2	2047	1325	140	80
VB3	20	2	1877	1325	140	80
VS2	22	3	1440	1325	140	80
HO2	23	3	1270	1325	140	80
VB2	24	3	1100	1325	140	80
VS1	26	4	324	1325	140	80
HO1	27	4	294	1185	80	140
VB1	28	4	294	1014	80	140
Chip back side	---	floating	---	---	---	---


### 3.2 Pad description

**Table 4 Pad Description**

Symbol	Description
VCC	Low side power supply
VSS	Logic ground
/HIN1,2,3	High side logic input (negative logic)
/LIN1,2,3	Low side logic input (negative logic)
/FAULT	Indicates over-current and under-voltage (negative logic, open-drain output)
EN	Enable I/O functionality (positive logic)
ITRIP	Analog input for over-current shutdown, activates FAULT and RCIN to VSS
RCIN	external RC-network to define FAULT clear delay after FAULT-Signal ( $T_{FLTCLR}$ )
COM	Low side gate driver reference
VB1,2,3	High side positive power supply
HO1,2,3	High side gate driver output
VS1,2,3	High side negative power supply
LO1,2,3	Low side gate driver output
Chip back side	Floating back side (floats towards the highest momentarily active potential)


### 3.3 Low Side and High Side Control Pins (Pin 2, 3, 4, 5, 6, 7)

The Schmitt trigger input threshold of them are such to guarantee LSTTL and CMOS compatibility down to 3.3 V controller outputs. Input Schmitt trigger and noise filter provide beneficial noise rejection to short input pulses according to Figure 5 and Figure 6.



**Figure 5 Input pin structure for negative logic (left) and positive logic (right)**

An internal pull-up of about 75 kΩ (negative logic) pre-biases the input during supply start-up and a ESD zener clamp is provided for pin protection purposes. The zener diodes are therefore designed for single pulse stress only and not for continuous voltage stress over 10V. For versions with positive, a 5 kΩ pull-down resistor is used for this function.



**Figure 6 Input filter timing diagram for negative logic (left) and positive logic (right)**


It is anyway recommended for proper work of the driver not to provide input pulse-width lower than 1 μs.

The 6ED family – 2<sup>nd</sup> generation provides additionally a shoot through prevention capability which avoids the simultaneous on-state of two channels of the same leg (i.e. HO1 and LO1, HO2 and LO2, HO3 and LO3). When two inputs of a same leg are activated, only one leg output is activated, so that the leg is kept steadily in a safe state. Please refer to the application note [AN-Gatedrive-6ED2-1](#) for a detailed description.

A minimum dead time insertion of typ. 310 ns is also provided, in order to reduce cross-conduction of the external power switches.

### 3.4 EN (Gate Driver Enable, Pin 10)

The signal applied to pin EN controls directly the output stages. All outputs are set to LOW, if EN is at LOW logic level. The internal structure of the pin is given in Figure 7. The switching levels of the Schmitt-Trigger are here  $V_{EN,TH+} = 2.1$  V and  $V_{EN,TH-} = 1.3$  V. The typical propagation delay time is  $t_{EN} = 780$  ns. There is an internal pull down resistor (75 kΩ), which keeps the gate outputs off in case of broken PCB connection.



**Figure 7 EN pin structures**

### 3.5 /FAULT (Fault Feedback, Pin 8)

/Fault pin is an active low open-drain output indicating the status of the gate driver (see Figure 8). The pin is active (i.e. forces LOW voltage level) when one of the following conditions occur:

- Under-voltage condition of VCC supply: In this case the fault condition is released as soon as the supply voltage condition returns in the normal operation range (please refer to VCC pin description for more details).
- Over-current detection (ITRIP): The fault condition is latched until current trip condition is finished and RCIN input is released (please refer to ITRIP pin).




Figure 8 /FAULT pin structures

### 3.6 ITRIP and RCIN (Over-Current Detection Function, Pin 9, 11)

The 6ED family – 2<sup>nd</sup> generation provides an over-current detection function by connecting the ITRIP input with the motor current feedback. The ITRIP comparator threshold (typ 0.44 V) is referenced to VSS ground. A input noise filter (typ.  $t_{TRIPMIN} = 230$  ns) prevents the driver to detect false over-current events.

Over-current detection generates a hard shut down of all outputs of the gate driver and provides a latched fault feedback at /FAULT pin. RCIN input/output pin is used to determine the reset time of the fault condition. As soon as ITRIP threshold is exceeded the external capacitor connected to RCIN is fully discharged. The capacitor is then recharged by the RCIN current generator when the over-current condition is finished. As soon as RCIN voltage exceeds the rising threshold of typ  $V_{RCIN,TH} = 5.2$  V, the fault condition releases and the driver returns operational following the ontrol input pins according to section 3.3. Please refer to [AN-Gatedrive-6ED2-1](#) for details on setting RCIN time constant.

### 3.7 VCC, VSS and COM (Low Side Supply, Pin 1, 12,13)

VCC is the low side supply and it provides power both to input logic and to low side output power stage. Input logic is referenced to VSS ground as well as the under-voltage detection circuit. Output power stage is referenced to COM ground. COM ground is floating respect to VSS ground with a maximum range of operation of +/-5.7 V. A back-to-back zener structure protects grounds from noise spikes.

The under-voltage circuit enables the device to operate at power on when a typical supply voltage higher than  $V_{CCUV+}$  is present. The IC shuts down all the gate drivers power outputs, when the VCC supply voltage is below  $V_{CCUV-} = 9.8$  V respectively 8.1 V. This prevents the external power switches from critically low gate voltage levels during on-state and therefore from excessive power dissipation.

### 3.8 VB1,2,3 and VS1,2,3 (High Side Supplies, Pin 18, 20, 22, 24, 26, 28)

VB to VS is the high side supply voltage. The high side circuit can float with respect to VSS following the external high side power device emitter/source voltage. Due to the low power consumption, the floating driver stage can be supplied by bootstrap topology connected to VCC.

The device operating area as a function of the supply voltage is given in Figure 15 and Figure 16. Details on bootstrap supply section and transient immunity can be found in application note [AN-Gatedrive-6ED2-1](#).

### 3.9 LO1,2,3 and HO1,2,3 (Low and High Side Outputs, Pin 14, 15, 16, 19, 23, 27)

Low side and high side power outputs are specifically designed for pulse operation such as gate drive of IGBT and MOSFET devices. Low side outputs (i.e. LO1,2,3) are state triggered by the respective inputs, while high side outputs (i.e. HO1,2,3) are edge triggered by the respective inputs. In particular, after an under voltage condition of the VBS supply, a new turn-on signal (edge) is necessary to activate the respective high side output, while after a under voltage condition of the VCC supply, the low side outputs switch to the state of their respective inputs.

## 4 Electrical Parameters

### 4.1 Absolute Maximum Ratings

All voltages are absolute voltages referenced to  $V_{SS}$  -potential unless otherwise specified. All parameters are valid for  $T_a=25\text{ }^\circ\text{C}$ .

**Table 5** Abs. maximum ratings

Parameter	Symbol	Min.	Max.	Unit
High side offset voltage(Note 1)	$V_S$	$V_{CC}-V_{BS}-6$	600	V
High side offset voltage ( $t_p<500\text{ns}$ , Note 1)		$V_{CC}-V_{BS}-50$	–	
High side offset voltage(Note 1)	$V_B$	$V_{CC}-6$	620	
High side offset voltage ( $t_p<500\text{ns}$ , Note 1)		$V_{CC}-50$	–	
Chip back side	$V_{Back}$	$V_{CC}-V_{BS}-6$	620	
High side floating supply voltage ( $V_B$ vs. $V_S$ ) (internally clamped)		-1	20	
High side output voltage ( $V_{HO}$ vs. $V_S$ )	$V_{HO}$	-0.5	$V_B + 0.5$	
Low side supply voltage (internally clamped)	$V_{CC}$	-1	20	
Low side supply voltage ( $V_{CC}$ vs. $V_{COM}$ )	$V_{CCOM}$	-0.5	25	
Gate driver ground	$V_{COM}$	-5.7	5.7	
Low side output voltage ( $V_{LO}$ vs. $V_{COM}$ )	$V_{LO}$	-0.5	$V_{CCOM} + 0.5$	
Input voltage LIN,HIN,EN,ITRIP	$V_{IN}$	-1	10	
FAULT output voltage	$V_{FLT}$	-0.5	$V_{CC} + 0.5$	
RCIN output voltage	$V_{RCIN}$	-0.5	$V_{CC} + 0.5$	
Junction temperature	$T_J$	–	125	$^\circ\text{C}$
Storage temperature	$T_S$	- 40	150	
offset voltage slew rate	$dV_S/dt$		50	V/ns

Note :The minimum value for ESD immunity is 1.0kV (Human Body Model). ESD immunity inside pins connected to the low side ( $V_{CC}$ , HINx, LINx, FAULT, EN, RCIN, ITRIP, VSS, COM, LOx) and pins connected inside each high side itself ( $V_{Bx}$ ,  $H_{Ox}$ ,  $V_{Sx}$ ) is guaranteed up to 1.5kV (Human Body Model).

Note 1 : In case  $V_{CC} > V_B$  there is an additional power dissipation in the internal bootstrap diode between pins  $V_{CC}$  and  $V_{Bx}$ . Insensitivity of bridge output to negative transient voltage up to  $-50\text{V}$  is not subject to production test – verified by design / characterization.

## 4.2 Required operation conditions

All voltages are absolute voltages referenced to  $V_{SS}$  -potential unless otherwise specified. All parameters are valid for  $T_a=25$  °C.

**Table 6 Required Operation Conditions**

Parameter	Symbol	Min.	Max.	Unit
High side offset voltage (Note 1)	$V_B$	7	620	V
Low side supply voltage ( $V_{CC}$ vs. $V_{COM}$ )	$V_{CCOM}$	10	25	

## 4.3 Operating Range

All voltages are absolute voltages referenced to  $V_{SS}$  -potential unless otherwise specified. All parameters are valid for  $T_a=25$  °C.

**Table 7 Operating range**

Parameter		Symbol	Min.	Max.	Unit
High side floating supply offset voltage		$V_S$	$V_{CC} - V_{BS} - 1$	550	V
High side floating supply offset voltage ( $V_B$ vs. $V_{CC}$ , statically)		$V_{BCC}$	-1.0	550	
High side floating supply voltage ( $V_B$ vs. $V_S$ , Note 1)	6EDL04I06NC 6EDL04I06PC 6ED003L06-C2 6EDL04N06PC	$V_{BS}$	13	17.5	
High side output voltage ( $V_{HO}$ vs. $V_S$ )		$V_{HO}$	10	$V_{BS}$	
Low side output voltage ( $V_{LO}$ vs. $V_{COM}$ )		$V_{LO}$	0	$V_{CC}$	
Low side supply voltage	6EDL04I06NC 6EDL04I06PC 6ED003L06-C2 6EDL04N06PC	$V_{CC}$	13	17.5	
			10	17.5	
Low side ground voltage		$V_{COM}$	-2.5	2.5	
Logic input voltages LIN,HIN,EN,ITRIP (Note 2)		$V_{IN}$	0	5	
FAULT output voltage		$V_{FLT}$	0	$V_{CC}$	
RCIN input voltage		$V_{RCIN}$	0	$V_{CC}$	
Pulse width for ON or OFF (Note 3)		$t_{IN}$	1	–	µs
Ambient temperature		$T_a$	-40	95	°C

Note 1 : Logic operational for  $V_B$  ( $V_B$  vs.  $V_S$ ) > 7,0V

Note 2 : All input pins (HINx, LINx) and EN, ITRIP pin are internally clamped (see abs. maximum ratings)

Note 3 : In case of input pulse width at LINx and HINx below 1µ the input pulse may not be transmitted properly



#### 4.4 Static logic function table

VCC	VBS	RCIN	ITRIP	ENABLE	FAULT	LO1,2,3	HO1,2,3
<V <sub>CCUV-</sub>	X	X	X	X	0	0	0
15V	<V <sub>BSUV-</sub>	X	0	3.3 V	High imp	LIN1,2,3*	0
15V	15V	<3.2 V ↓	0	3.3 V	0	0	0
15V	15V	X	> V <sub>IT,TH+</sub>	3.3 V	0	0	0
15V	15V	> V <sub>RCIN,TH</sub>	0	3.3 V	High imp	LIN1,2,3*	HIN1,2,3*
15V	15V	> V <sub>RCIN,TH</sub>	0	0	High imp	0	0

\* according to Table 1

#### 4.5 Static parameters

V<sub>CC</sub> = V<sub>BS</sub> = 15V unless otherwise specified. All parameters are valid for T<sub>a</sub>=25 °C.

**Table 8** Static parameters

Parameter	Symbol	Values			Unit	Test condition
		Min.	Typ.	Max.		
High level input voltage	V <sub>IH</sub>	1.7	2.1	2.4	V	
Low level input voltage	V <sub>IL</sub>	0.7	0.9	1.1		
EN positive going threshold	V <sub>EN,TH+</sub>	1.9	2.1	2.3		
EN negative going threshold	V <sub>EN,TH-</sub>	1.1	1.3	1.5		
ITRIP positive going threshold	V <sub>IT,TH+</sub>	380	445	510	mV	
ITRIP input hysteresis	V <sub>IT,HYS</sub>	45	70			
RCIN positive going threshold	V <sub>RCIN,TH</sub>	-	5.2	6.4	V	
RCIN input hysteresis	V <sub>RCIN,HYS</sub>	-	2.0	-		
Input clamp voltage (HIN and LIN acc. Table 1, EN, ITRIP)	V <sub>IN,CLMAP</sub>	9	10.3	12		I <sub>IN</sub> = 4mA
Input clamp voltage at high impedance (/HIN, /LIN negative logic only)	V <sub>IN,FLOAT</sub>	-	5.3	5.8		controller output pin floating
High level output voltage	LO1,2,3 HO1,2,3	V <sub>OH</sub>	-	V <sub>CC</sub> -0.7	V <sub>CC</sub> -1.4	I <sub>O</sub> = 20mA
			-	V <sub>B</sub> -0.7	V <sub>B</sub> -1.4	
Low level output voltage	LO1,2,3 HO1,2,3	V <sub>OL</sub>	-	V <sub>COM+</sub> 0.2	V <sub>COM+</sub> 0.6	I <sub>O</sub> = -20mA
			-	V <sub>S</sub> + 0.2	V <sub>S</sub> + 0.6	
V <sub>CC</sub> and V <sub>BS</sub> supply undervoltage positive going threshold	6EDL04I06NC 6EDL04I06PC 6ED003L06-C2	V <sub>CCUV+</sub> V <sub>BSUV+</sub>	11	11.7	12.5	
	6EDL04N06PC		8.3	9	9.8	
V <sub>CC</sub> and V <sub>BS</sub> supply undervoltage negative going threshold	6EDL04I06NC 6EDL04I06PC 6ED003L06-C2	V <sub>CCUV-</sub> V <sub>BSUV-</sub>	9.5	9.8	10.8	V
	6EDL04N06PC		7.5	8.1	8.8	

**Table 8 Static parameters**

Parameter		Symbol	Values			Unit	Test condition
			Min.	Typ.	Max.		
V <sub>CC</sub> and V <sub>BS</sub> supply undervoltage lockout hysteresis	6EDL04I06NC 6EDL04I06PC 6ED003L06-C2	V <sub>CCUVH</sub> V <sub>BSUVH</sub>	1.2	1.9	-		
	6EDL04N06PC		0.5	0.9	-		
High side leakage current betw. VS and VSS		I <sub>LVS+</sub>	-	1	12.5	μA	V <sub>S</sub> = 600V
High side leakage current betw. VS and VSS		I <sub>LVS+</sub> <sup>1</sup>	-	10	-		T <sub>J</sub> = 125°C, V <sub>S</sub> = 600V
High side leakage current between VSx and VSy (x=1,2,3 and y=1,2,3)		I <sub>LVS-</sub> <sup>1</sup>	-	10	-		T <sub>J</sub> = 125°C V <sub>Sx</sub> - V <sub>Sy</sub> = 600V
Quiescent current V <sub>BS</sub> supply (VB only)		I <sub>QBS1</sub>	-	210	400	μA	HO=low
Quiescent current V <sub>BS</sub> supply (VB only)		I <sub>QBS2</sub>	-	210	400		HO=high
Quiescent current V <sub>CC</sub> supply (VCC only)	6EDL04I06NC 6ED003L06-C2	I <sub>QCC1</sub>	-	1.1	1.8	mA	V <sub>LIN</sub> =float.
	6EDL04I06PC 6EDL04N06PC		-	0.75	1.5		
Quiescent current V <sub>CC</sub> supply (VCC only)	6EDL04I06NC 6ED003L06-C2	I <sub>QCC2</sub>	-	1.3	2		V <sub>LIN</sub> =0, V <sub>HIN</sub> =3.3 V
	6EDL04I06PC 6EDL04N06PC			0.75	1.5		V <sub>LIN</sub> =3.3 V, V <sub>HIN</sub> =0
Quiescent current V <sub>CC</sub> supply (VCC only)	6EDL04I06NC 6ED003L06-C2	I <sub>QCC3</sub>	-	1.3	2		V <sub>LIN</sub> =3.3 V, V <sub>HIN</sub> =0
	6EDL04I06PC 6EDL04N06PC			0.75	1.5		V <sub>LIN</sub> =3.3 V, V <sub>HIN</sub> =0
Input bias current	6EDL04I06NC 6ED003L06-C2	I <sub>LIN+</sub>	-	70	100	μA	V <sub>LIN</sub> =3.3 V
	6EDL04I06PC 6EDL04N06PC		400	700	1100		
Input bias current	6EDL04I06NC 6ED003L06-C2	I <sub>LIN-</sub>	-	110	200	μA	V <sub>LIN</sub> =0
	6EDL04I06PC 6EDL04N06PC			0			
Input bias current	6EDL04I06NC 6ED003L06-C2	I <sub>HIN+</sub>	-	70	100		V <sub>HIN</sub> =3.3 V
	6EDL04I06PC 6EDL04N06PC		400	700	1100		
Input bias current	6EDL04I06NC 6ED003L06-C2	I <sub>HIN-</sub>	-	110	200		V <sub>HIN</sub> =0
	6EDL04I06PC 6EDL04N06PC			0			
Input bias current (ITRIP=high)		I <sub>ITRIP+</sub>		45	120		V <sub>ITRIP</sub> =3.3 V
Input bias current (EN=high)		I <sub>EN+</sub>	-	45	120		V <sub>ENABLE</sub> =3.3 V
Input bias current RCIN (internal current source)		I <sub>RCIN</sub>		2.8			V <sub>RCIN</sub> = 2 V
Mean output current for load capacity		I <sub>O+</sub>	120	165	-	mA	C <sub>L</sub> =10 nF

<sup>1</sup> Not subject of production test, verified by characterisation

**Table 8 Static parameters**

Parameter	Symbol	Values			Unit	Test condition
		Min.	Typ.	Max.		
charging in range from 3 V (20%) to 6 V (40%)						
Peak output current turn on (single pulse)	$I_{Opk+}^1$		240			$R_L = 0 \Omega, t_p < 10 \mu s$
Mean output current for load capacity discharging in range from 12 V (80%) to 9 V (60%)	$I_{O-}$	250	375	-		$C_L = 10 \text{ nF}$
Peak output current turn off (single pulse)	$I_{Opk-}^1$		420			$R_L = 0 \Omega, t_p < 10 \mu s$
Bootstrap diode forward voltage between VCC and VB (for types with bootstrap diode only)	$V_{F,BSD}$	-	1.0	1.3	V	$I_F = 0.5 \text{ mA}$
Bootstrap diode forward current between VCC and VB (for types with bootstrap diode only)	$I_{F,BSD}$	27	51	75	mA	$V_F = 4 \text{ V}$
Bootstrap diode resistance (for types with bootstrap diode only)	$R_{BSD}$	24	40	60	$\Omega$	$V_{F1} = 4 \text{ V}, V_{F2} = 5 \text{ V}$
RCIN low on resistance of the pull down transistor	$R_{on,RCIN}$	-	40	100		$V_{RCIN} = 0.5 \text{ V}$
FAULT low on resistance of the pull down transistor	$R_{on,FLT}$	-	45	100		$V_{FAULT} = 0.5 \text{ V}$

<sup>1</sup> Not subject of production test, verified by characterisation

#### 4.6 Dynamic parameters

$V_{CC} = V_{BS} = 15\text{ V}$ ,  $V_S = V_{SS} = V_{COM}$  unless otherwise specified. All parameters are valid for  $T_a=25\text{ }^\circ\text{C}$ .

**Table 9** Dynamic parameters

Parameter	Symbol	Values			Unit	Test condition	
		Min.	Typ.	Max.			
Turn-on propagation delay	$t_{on}$	400	530	800	ns	$V_{LIN/HIN} = 0$ or $3.3\text{ V}$	
Turn-off propagation delay	6EDL04I06NC 6EDL04I06PC 6ED003L06-C2 6EDL04N06PC	$t_{off}$	360	490			760
			400	530			800
		Turn-on rise time	$t_r$	-			60
Turn-off fall time	$t_f$	-	26	45			$C_L = 1\text{ nF}$
Shutdown propagation delay ENABLE	$t_{EN}$	-	780	1100			$V_{EN}=0$
Shutdown propagation delay ITRIP	$t_{ITRIP}$	400	670	1000			$V_{ITRIP}=1\text{ V}$
Input filter time ITRIP	$t_{ITRIPMIN}$	155	230	380			$V_{LIN/HIN} = 0$ & $3.3\text{ V}$
Propagation delay ITRIP to FAULT	$t_{FLT}$	-	420	700			
Input filter time at LIN/HIN for turn on and off	$t_{FILIN}$	120	300	-			
Input filter time EN	$t_{FILEN}$	300	600	-			
Fault clear time at RCIN after ITRIP-fault, ( $C_{RCin}=1\text{ nF}$ )	$t_{FLTCLR}$	1.0	1.9	3.0	ms	$V_{LIN/HIN} = 0$ & $3.3\text{ V}$ $V_{ITRIP} = 0$	
Dead time	DT	150	310	-	ns	$V_{LIN/HIN} = 0$ & $3.3\text{ V}$	
Matching delay ON, max(ton)-min(ton), ton are applicable to all 6 driver outputs	$MT_{ON}$	-	20	100			external dead time > 500 ns
Matching delay OFF, max(toff)-min(toff), toff are applicable to all 6 driver outputs	$MT_{OFF}$	-	40	100			external dead time >500 ns
Output pulse width matching. $PW_{in}-PW_{out}$	6EDL04I06NC 6EDL04I06PC 6ED003L06-C2	PM	40	100			$PW_{in} > 1\text{ }\mu\text{s}$
	6EDL04N06PC		10	100			

## 5 Quality disclaimer

The described properties and parameters must be confirmed by specific qualification in the final system. The results of the qualification must be open to Infineon. Otherwise Infineon does not give any design release or warranty.

It is the responsibility of the customer to select the suitable set of materials and the manufacturing processes for the final system, which complies to his requirements in respect of life time.

We recommend to avoid in particular:

- during die separation - unwanted mechanical stress on the wafer, wear out of the cutting blade or any other cutter misconfiguration possibly causing cracks, chipping and/or delamination of the passivation;
- during/after die attachment – die attach delamination causing possibly unwanted high thermal resistance, unwanted mechanical stress, or reduced electrical conductivity;
- during/after die attachment – die attach voids causing possibly unwanted high thermal resistance, unwanted mechanical stress, or reduced electrical conductivity;
- during/after die attachment – unwanted ion migration possibly causing unwanted leakage or electrical modification of the device;
- during/after die attachment – unwanted ion migration causing possibly unwanted leakage or unwanted electrical modification of the device;
- during/after die attachment – unwanted increase of thermal conductivity possibly causing unwanted overheating of the device;
- during electrical interconnect, in particular wire bonding – mechanical overstress possibly causing sheared wires and/or damaged pads;
- during electrical interconnect, in particular wire bonding – lacking bond integrity, in particular non sticking interconnects on pads possibly causing unwanted malfunction of the device and/or unwanted leakages;
- during encapsulation of the device – unwanted shrink or extension of the mould compound possibly causing corrosion;
- during encapsulation of the device – unwanted ion migration causing unwanted leakage or unwanted electrical modification of the device;
- during encapsulation of the device – unsuitable mould, unsuitable moulding processes possibly causing potentially wire sweep of electrical interconnects;
- during encapsulation of the device – sharp mould filler components possibly causing penetration of the passivation, hence unwanted environmental influences like corrosion or ion migration etc.
- during encapsulation of the device – unsuitable mould with unsuitable thermal conductivity possibly causing overheating of the device, resulting in damage of single or multiple transistors/diodes causing non functionality of the device, uncluding unwanted leakages;
- during encapsulation of the device – unwanted low creepage distances, possibly bringing about the risk of high voltage avalanche breakthroughs;
- during encapsulation of the device – unsuitable mould and/or moulding processes possibly causing delamination, resulting in overheating, leakages, shorts, open accessible voltage carrying parts, shortend lifetime etc.
- during encapsulation of the device – unsuitable thermal behaviour of encapsulation (expansion/shrinking, state change) possibly resulting in overheating, sheared wire, openly accessible voltage carrying parts.

## 6 Timing diagrams




Figure 9 Timing of short pulse suppression (6EDL04I06NC, 6ED003L06-C2)




Figure 10 Timing of short pulse suppression (6EDL04I06PC, 6EDL04N06PC)




Figure 11 Timing of of internal deadtime (input logic according to Table 1)




Figure 12 Enable delay time definition




Figure 13 Input to output propagation delay times and switching times definition (6EDL04I06NC, 6ED003L06-C2)




Figure 14 Input to output propagation delay times and switching times definition (6EDL04I06PC, 6EDL04N06PC)




Figure 15 Operating areas (6EDL04I06NC, 6EDL04I06PC, 6ED003L06-C2)




Figure 16 Operating Areas (6EDL04N06PC)




Figure 17 ITRIP-Timing



[www.infineon.com](http://www.infineon.com)

Published by Infineon Technologies AG